![]() |
||
|
Amateur Member
![]() 加入日期: Aug 2006
文章: 35
|
DFI nF4 SLI-DR Expert
GEIL DDR500--在某大的簽名檔的資料庫連結看到的是D43 Dram Frequency Set: 245(Mhz)(9/11), Command Per Clock: Disable--1T,2T不穩 CAS Latency Control(tCL): 2.5, RAS# to CAS# Delay(tRCD): 4, Min RAS# Active Timing(tRAS): 7, Row Precharge Timing(tRP): 4, Row Cycle Time(tRC): 7, Row Refresh Cycle Time(tRFC): 16, Row to Row Delay(tRRD): 2, Write Recovery Time(tWR): 2, Write to Read Delay(tWTR): 2, Read to Write Delay(tRTW): 3, Refresh Period(tREF): 3120, Write CAS# Latency(tWCL): 1, DRAM Bank Interleave: Enable, DQS Skew Control : DecreaseSkew, DQS Skew Value: 0, DRAM Drive Strength: Level 8--爬文時看到某網友說雙面顆粒設8比較好 Max Async Latency: 8 NS, Read Preamble Time: 6 NS, Idle Cycle Limit:16--預設是256後來設32再把DDS改為Level 8後自動設為16 Dynamic Counter: Disable, R/W Queue Bypass: 04X, Bypass Max: 04X, 32 Byte Granulation: Disable(4 Bursts) 附帶一提最近買了2支512的優力勤的DDR400 顆粒是DT-D43直接上機也是照上面的參數不加壓穩跑490,那之前特別買的GEIL到底是.... ![]() |
|||||||
|
|
|
Amateur Member
![]() 加入日期: Aug 2006
文章: 35
|
R/W Queue Bypass: 是16X
|
||
|
|
|
Amateur Member
![]() 加入日期: Aug 2006
文章: 35
|
Command Per Clock: Disable--2T,1T不穩--打顛倒了,抱歉
|
|
|
|
Major Member
![]() 加入日期: Jan 2005
文章: 277
|
我聽說D43要上DDR500確是要設2T才行,至於和1T的差別,參數調得好的話,也沒多大分別.
我把Command Per Clock改成2T,在MemTest86中的顯示: 1T傳輸=2171MB/S 2T傳輸=2049MB/S 其他BenchMark测試沒甚麼差別,3DMark03跟本沒差. tREF 該如何設,在dfi-street論壇見過一位網大說得很有道理: 用Everest Ultimate Edition 來看, 在 Motherboard-SPD 項目中可看見Refresh Rate. 在他所舉的例子中Refresh Rate是:Reduce(7.8uS);Self Refresh7.8uS, 由於250mHZ是相等於4nS一週,可計算出 7800nS/4nS=1950週, 因此tREF應設成最接近1950的參數. 參考一下 ![]()
__________________
不敢敗了
|
|
|