ÂsÄý³æ­Ó¤å³¹
Million
*°±Åv¤¤*
 
Millionªº¤jÀY·Ó
 

¥[¤J¤é´Á: Mar 2012
¤å³¹: 382
¤Þ¥Î:
§@ªÌMillion
...
¬JµM¤j®a¹ï°O¾ÐÅé©w§}³o»ò¦³¿³½ì, ¨º°Ý¤@­Ó°ÝÃD,
¥H¤WªºPAE©w§}¤¤, ¦h¥X¨Óªº4bit ©w§}(36bit-32bit=4bit), ¨ì©³Âæb¨ºùØ
§Ú¬Ý¤U¦Cwiki (http://en.wikipedia.org/wiki/Physical_Address_Extension) ¶K¥X¨Óªº¹Ï, §¹¥þ¨S¦³PAE¨º¦h¥X¨Ó4bitªºÂܸñ
¸Ó¤£·|¬O¤ºÂæbOS¤º³QOS¨p¤U°µ±¼¤F§a


PAE with 4 kB pages

¤Þ¥Î:
§@ªÌzergqq
paeªº°ÝÃD¥i¥H¬Ýintel Intel 64 and IA-32 Architectures
Software Developer¡¦s Manual Volume 3A
ch4.4.2 Linear-Address Translation with PAE Paging
·sªº¤w¸g¬O52bit[51:0]
36bit¬OPentium Pro®É¥N
http://www.rcollins.org/ddj/Jul96/

Even when PAE is enabled, only 4 GB of physical-address space can be addressed at any given time. Regardless of how big the page sizes are, only 32 bits of linear-address space are available. To address more than 4 GB of physical memory, CR3 must be changed (thus pointing to a different set of paging structures), or the existing paging structures must be modified (on-the-fly) by the operating system.

©Ò¥H³Q§Ú²q¹ï¤F!

­n¦s¨ú¶W¹L4G-- 1.CR3¥²¶·Åܧó¦ì§}(³oOS¤~¦³¿ìªk°µ§a!) or 2.¤w¦s¦bªºPAGE¬[ºc¥²¶·¥ÑOS§Ö³t¦aÅܧó.
 
ÂÂ 2012-11-26, 09:00 AM #332
¦^À³®É¤Þ¥Î¦¹¤å³¹
MillionÂ÷½u¤¤